Abstract-We present a sensitivity analysis on TRL calibrated -parameter measurements of membrane circuits in the WR-03 waveguide band (220-325 GHz). The impact of waveguide and membrane circuit misalignment, as well as waveguide dimension mismatch is investigated. The analysis is performed for the thru-reflect-line (TRL) calibration applied to E-plane split waveguide blocks carrying membrane circuits. The analysis shows a large influence of the waveguide width tolerance on transmission and reflection phase after the TRL calibration. For a 20 mm long rectangular waveguide with a 5 m width tolerance a phase uncertainty as large as 45 for reflection and 30 for transmission measurements is observed.
I. INTRODUCTION
T HERE is a strong need for device integration and measurement techniques for submillimeter wave applications, such as earth observation instruments and Terahertz (THz) imaging systems [1] , [2] . Device modeling and design verification require high quality -parameter measurements. Vector network analyzers (VNAs) are now available up to THz frequencies [3] - [5] .
For THz applications, membrane supported terahertz monolithic integrated circuits (TMICs) have proven advantageous from aspects such as low loss and low parasitic capacitances in devices [6] - [8] . For characterization of membrane supported circuits, traditional on-wafer probing techniques cannot be used, because the enclosing package environment defines the electrical properties. Therefore, a method was developed for -parameter characterization of these circuits in the WR-03 frequency band (220 GHz-325 GHz) [9] based on thru-reflect-line (TRL) calibration [10] .
However, initial measurements in [9] , [11] showed large uncertainties and repeatability problems. It was unclear whether this was caused by drift in the VNA, repeatability in waveguide connections, assembly tolerances or problems with the grounding of membrane circuits. Thus, a sensitivity analysis is needed to aid the understanding of these issues.
The impact of waveguide flange misalignment on VNA measurements has been studied in [12] , [13] . However that work focused on analyzing reflection errors. To the authors knowledge there is only one paper on the propagation of errors through the TRL algorithm [14] . However, that paper does not treat the situation where an embedding structure is included in the DUT and the TRL standards.
In this paper, we present a numerical sensitivity analysis on TRL calibrated -parameter measurements of membrane circuits mounted in E-plane split waveguide blocks. The impact of waveguide and membrane circuit misalignment, and waveguide dimension mismatch is propagated through the TRL calibration to a set of residual errors. The errors with the largest impact are also investigated analytically.
II. MEMBRANE CIRCUIT CHARACTERIZATION
The calibration was done with a membrane circuit TRL kit [9] , [11] . Fig. 1 shows the waveguide to membrane circuit transition designed for the WR-03 waveguide band. The membrane circuits were fabricated on 3 m thick GaAs [9] . The membrane circuit TRL standards are denoted m-thru, m-line and reflect. The nominal dimensions of the waveguide blocks are summarized in Table I . Fig. 2 shows the E-plane split block with MIL-DTL-3922/67D waveguide flanges. The split block design in [9] was improved by recessing the area around the connecting surfaces. The recess improved the beam lead to ground connection as well as the yield of the circuit assembly. Fig. 3 (a) shows a photo of an E-plane type split block where a membrane circuit is mounted. The circuit is aligned in a predefined channel and is suspended in an air channel formed by two symmetrical block halves. The beam leads that are clamped in the blocks provide mechanical support as well as electrical ground connection. The split block assembly incorporates an 2156-342X © 2013 IEEE aligning feature to aid the assembly. As shown in Fig. 3(a) , with the membrane shape matching the channel in bothand -directions. Fig. 3(b) shows a schematic of the shape of the semiconductor membrane circuit, the membrane circuit is slightly wider near the interface between the waveguide and the air channel which is indicated by the red rectangle. The channel was designed to be 20 m wider than the membrane and 20 m shorter than the distance between the alignment points, to accommodate for manufacturing tolerances of mechanics and circuits.
A. Blocks and Assembly

B. An Example of Membrane Circuit Characterization
A test structure using two quarter wavelength shorted stubs, Fig. 4 , was characterized to investigate the quality of the ground connections [11] . The structure was measured before and after recessing the block surface. Fig. 4 shows a better response for the case using a recessed block.
III. SENSITIVITY ANALYSIS
The sensitivity analysis is split in two parts. First, a single waveguide block carrying a membrane circuit thru calibration standard (m-thru) is simulated for a number of tolerance cases. Second, the tolerances (from Table II ) are applied to all membrane circuit calibration standards and their -parameters in the waveguide interface are calculated. These -parameters are then used in a Monte Carlo analysis of a TRL calibration. The TRL calibration results in a calibration set with a reference plane in the membrane circuit. Each calibration set is compared to the calibration set for the nominal circuit to obtain the residual errors for each tolerance case.
A. Single Block Sensitivity Analysis Overview
To give an idea of the impact of the different tolerances the -parameters of a single waveguide block carrying an m-thru were simulated for each tolerance as described in Section III.C. The -parameters have the reference plane in the waveguide interface.
B. TRL Sensitivity Analysis Overview
The TRL sensitivity analysis is performed by running the TRL algorithm with simulated data. The membrane circuit calibration standards including the waveguide blocks were simulated in an electromagnetic (EM) simulator. Perturbations were applied to the dimensions and alignment of the waveguide and membrane circuits. The simulations were partitioned in three parts: the waveguide flange interface with the major part of the waveguide, the waveguide to membrane circuit transition, and the membrane circuit TRL standards. All perturbations described in Section III-C were applied to each TRL standard, one perturbation at a time. Each perturbation was sampled at where is the value of the perturbation in Table II . Only the waveguide width was sampled differently with samples every m because [15] indicates that it can easily be the most important source of uncertainty for transmission and reflection phase. Each perturbation was applied to each of the calibration standards while keeping the other standards nominal. Giving three groups of calibration sets where each standard was perturbed.
An approach based on [16] was used to obtain residual errors. However, instead of evaluating in terms of -parameters, we chose -parameters to get results as residual errors on -parameter form. Also the TRL algorithm is on -parameter form [17] . The procedure to obtain the residual errors is illustrated in Fig. 5 , where and are error boxes representing the nominal configuration, and are the perturbed error boxes, and and are the residual errors. Thus are obtained by deembedding [18] from . The terms in are often called residual errors [19] and given names that correspond to the model parameters of a reflectometer, directivity, match and tracking.
The residual directivity at each port is given by and (
The residual match is given by and (2) 
TABLE II SENSITIVITY ANALYSIS PARAMETERS
Reflection tracking is caused by changes in the product of the transmission terms in and and (3) and transmission tracking and (
Due to symmetry in the TRL algorithm we define the transmission tracking as .
To obtain the total residual errors we cascade the residual errors for each simulated TRL calibration. First by combining all combinations for each kind of perturbation (5) where indicates cascade connection, Y indicates which kind of perturbation and for indicates that the standard was varied according to and the other standards kept at nominal in the simulated TRL calibration. To obtain the total residual error, all the were randomly sampled 500 times and cascaded (6) giving 500 samples for each residual error.
C. Sensitivity Analysis Parameter Overview
This section lists the tolerances accounted for in the sensitivity analysis. All tolerances are summarized in Table II . The orientation of the -, -, and -directions, as discussed below, are indicated in Figs. 2 and 3.
Flange Misalignment: Misalignments in the -and -directions are considered. Angular misalignment was not considered because rectangular waveguide interfaces are tolerant to angular misalignment [14] . The specification of the MIL-DTL-3922/67D interface allows as much as 63.5 m deviation due to the combination of the alignment hole and the alignment pin tolerances [20] . However, for this work tighter tolerances were used for the alignment pins, a misalignment of 50 m was used for both X-and Y-directions.
Membrane Circuit Misalignment in Block: Based on our experience the misalignment between the membrane circuit and channel is considered to be 5 m in the -and -directions.
Two Half Block Misalignment: The misalignment between the two halves of the blocks can be in either the -or -direction. The misalignment tolerance was set to 10 m.
Membrane Circuit Manufacturing Tolerance: The manufacturing of membrane circuits has good repeatability in dimensions where the resolution is set by the optical lithography process. All the membrane circuit TRL standards and membrane circuits were fabricated in the same batch to minimize variations between circuits. Therefore we do not include these tolerances in the analysis. 
Block Manufacturing Tolerance:
To estimate the manufacturing tolerances of the block the waveguide aperture was visually inspected under microscope after assembly of the membrane circuits. Fig. 6 shows four conditions: (a) the rectangular waveguide were slightly deformed in the bottom half block, where the width was narrower on the top; (b) good condition; (c) a clear scratch was observed on the surface and the waveguide aperture was damaged; (d) the two half blocks were misaligned horizontally.
The width and height of the waveguide apertures were measured on four blocks with a measurement microscope.
was smaller than the nominal value and varied from 410 to 425 m. Meanwhile, was larger than the nominal value of 864 m and varied from 880 to 890 m. Fig. 7 shows a microscope picture of the backshort and the channel. The width of the channel was approximately 293 m (designed for 300 m). The effect of dimensional errors of the waveguide and channel on VNA measurement is considered. Based on the actual measured dimensions, the tolerance in channel width was set to 10 m compared to the nominal design, and combined with the tolerance of 5 m in both width and height of the waveguide. The height and width tolerance for the waveguides used in the simulations were set to 5 m because the variation measured between the blocks were of this magnitude and for our purposes it is the variation between the blocks that causes problems during measurement. Because the calibration procedure only requires the blocks are identical not that they exactly conform to the waveguide interface standard. Fig. 8 shows simulations for three different cases: well aligned waveguide apertures, the apertures having 50 m misalignment at two ports in -and -directions, respectively. Ripples, due to flange to flange reflections, were observed in the two misaligned cases. The amplitude of the ripples is larger in the case of misalignment in -direction, especially at lower frequencies.
IV. RESULTS
A. Single Block Sensitivity Analysis Results
1) Misalignment of Waveguide Flanges:
2) Misalignment of Membrane Circuit in Block:
The misalignment in -and -directions of the membrane circuit in the mechanical block was simulated and compared to simulations of a nominal circuit. Fig. 9 . shows fairly small changes in the return loss. Fig. 10 shows the simulation results of the misalignment between two split block halves in both -and -direction. There is a larger influence on the return loss for the X-misalignment.
3) Misalignment of the Split Block Halves:
4) Waveguide Size Tolerances:
The effect of waveguide size mismatch is studied in this part. Fig. 11 shows that the change of the waveguide width shifts the return loss nulls, and the height of the waveguide mainly influences the return loss. 
B. TRL Sensitivity Analysis Results
The method discussed in Section III-A was used to estimate the residual error caused by membrane circuit and waveguide misalignment using the sensitivity parameters in Table II. Figs. 12 and 13 show the residual directivity and residual match, respectively. The residual directivity and match are small complex numbers causing errors in a way that makes the phase component less interesting than the magnitude, thus we only plot the magnitude. The line representing the 95% percentile for the residual directivity and match ranges between 0.05 and 0.2. In logarithmic scale this corresponds to 25 dB to 15 dB.
Figs. 14 and 15 show that the uncertainty in tracking is larger in the angular direction than in amplitude. The angular uncertainty is higher at low frequency. This is because the phase is more sensitive to waveguide width changes close to the cut-off frequency.
The dominating contributor to the residual tracking errors is the waveguide width error. If we ignore the width error we get instead of 30 at the low frequency end, see Fig. 16 corresponding to approximately 1.5 /mm of the waveguide section. We also see that the remaining errors cause a bias and are not centered about 0 . This is expected because many of the remaining errors have a quadratic characteristic, i.e., only the magnitude of the deviation is important and not its sign. We would have to improve the waveguide width tolerance about a factor of 6 to get equal impact on the tracking error from the waveguide width error as the other contributions. Alternatively we would have to use a more compact block design by reducing the length of the waveguide sections by a factor of 6 to get the same effect.
The residual errors can be used in an uncertainty budget [19] . However for a complete uncertainty budget additional uncertainty contributions must be analyzed and included, e.g., linearity, frequency error, repeatability. Fig. 17 shows the result of applying the simulated residual errors, using (17) and (18) in [19] , to the measurements in Fig. 4 . The magnitude uncertainty for is large at the band edges where mismatch errors are large. At approximately 260 GHz where the circuit is well matched the uncertainty is very low. The error sources considered in the simulation cause small magnitude variations which would be larger if uncertainty in losses were included in the simulation. The uncertainties in look more reasonable but there is a shift in frequency, compared to simulations. 
V. ANALYTICAL EXPRESSION FOR PHASE ERROR CAUSED BY WAVEGUIDE WIDTH ERROR
To further understand the impact of the waveguide width and length on the reflection and transmission tracking we have derived an analytical expression for their impact on the phase error since this seems to be the major problem for our structure.
For the derivation we assumed that each calibration standard and the DUT was embedded in a reflection less waveguide transmission line structure with a transmission coefficient given by (7) where is the physical length and is the width of the waveguide section for object on port , and is the cutoff frequency.
By performing the TRL algorithm analytically using nominal values for the embedding structures except for one of the objects we obtain the residual reflection and transmission tracking similarly as for the numerical case. We then combine the contributions for uncertainties caused by each object and obtain the following by linearizing the exponents to get (8) and (9) where approximately varies between 0.8 and 1.6. Assuming that the terms associated with can be neglected as long as . Giving the expressions (10) and (11) Since the embedding waveguides at both ports are milled at the same time it makes sense to assume that and are correlated, in the present case nominally which means the expressions simplify to (12) and (13) Assuming are uncorrelated we get (14) and (15) In order to compare to the numerical results only the term in (12) and (13) is applicable because the DUT term was not included in the numerical simulations. Using the tolerances in Table II this gives a phase error of approximately 37 at the low frequency end which agrees well with the numerical results.
VI. CONCLUSION
We have presented a detailed numerical sensitivity analysis of the TRL calibration in planar membrane circuits. The work was done in the WR-03 frequency band. The analysis considered the impact of waveguide flange misalignment, machining, and assembly tolerances on the TRL calibrated measurements. The flange tolerances introduce ripples in the measurements due to flange to flange reflections. In particular the tracking errors show large sensitivity to variations in waveguide width. There is larger phase sensitivity than magnitude sensitivity in the residual tracking errors.
A simple analytical expression that describes the dominating contributors to the tracking errors has also been derived. Thus we would have to reduce the width tolerance or the length of the waveguide section by about a factor of 6 to get the uncertainty contribution of the waveguide width to be approximately equal to the other uncertainty contributions.
The analytical expression can be used to explore how the errors will scale with wavelength and waveguide size. The waveguide width is approximately proportional to the wavelength in the waveguide, the achievable mechanical tolerances are constant, and the length of the embedding structure is governed by mechanical constraints and is not easily reduced. Thus the phase error , which can be useful to estimate if a certain block design with its tolerances, can be scaled to a smaller waveguide dimension with acceptable phase errors. Prof. Stake serves as Topical Editor for the IEEE TRANSACTIONS ON TERAHERTZ SCIENCE AND TECHNOLOGY.
